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TABLE I 
ESD Protection ""Positive DC ""Negative DC ;::,Leakage at (+)IEC(kV) (-) IEC (kV) 
Element Conduction Conduction Operating 
Voltage Voltage Voltage (nA) 
(DP-N-MDSTT2) X5 14V - 14 v 0.7@± 12V >15 >15 
(BD-Sl) 
(DP-P-MDSTTI) X5 
25V -25 v 1.5@ ± 15 v >IS >IS 
(DP-P-MDSTT2) X5 32V -32V 3.S@± 15V >IS >15 
(BD-S2) 
(DP-P-MDSTT2) X5 ISV - IOV <2@(-7Vto >15 >15 
(BD-ASI) 12V) 
TABLE2A 
Dev. Name Dimensions (µm) 
.Rx DI' D2 DJ D4 D5 D6 D7 D8 D9 Dr Dn Do Dp Dp-base Dp-well Dp-ext 
N-MSSTT-1 1.6 0.95 1.6 1.5 1.6 1.6 0.6 0.6 1.6 0 1.6 5.6 0 7.85 0 7.85 0 
N-MSSTT-2 1.6 0.95 1.6 2.5 1.6 1.6 0.6 0.6 1.6 0 1.6 6.6 0 8.85 1.6 8.85 0 
N-MSSTT-3 1.6 0.95 1.6 2.5 1.6 1.6 0.6 0.6 1.6 0 1.6 6.6 3.0 8.85 1.6 3.5 5.85 
TABLE2B 
Dev. Name Dimensions (µm) 
Rx DI' 02 D3 D4 05 06 D7 08 09 Dr Dn Do Dp Op-base Dn-well Dn-ext 
P-MSSTT-1 1.6 0.95 1.6 2.5 1.6 1.6 0.6 0.6 1.6 0 1.6 9.15 6.3 1.6 9.15 9.15 
P-MSSTT-2 1.6 6.4 0.95 1.6 3.2 1.6 1.6 0.6 0.6 1.6 0 1.6 9.85 7 0 0 9.85 
P-MSSTT-3 1.6 0.95 1.6 2.5 1.6 1.6 0.6 0.6 1.6 1.6 9.15 2.5 6.3 1.6 3.5 6.65 
U.S. Patent Jul. 28, 2009 Sheet 39 of 39 US 7,566,914 B2 
TABLE3A 
Dev. Name Dimensions (µm) 
Rx DI D2 D3 D4 D5 D6 D7 D8 D9 Dr Dn!Dn-ext Do Dp Dp- Dp- Dp-
/Nn-well base well ext 
N-MDSTI-1 1.6 4.8 0.95 1.6 3.2 1.6 1.6 0.6 0.6 1.6 1.6 7.9517.95 9.2 0 8.9 0 
N-MDSTI-2 1.6 4.8 0.95 1.6 3.2 1.6 1.6 0.6 0.6 1.6 1.6 7.9510 9.2 1.6 8.9 
N-MDSTI-3 1.6 6.4 0.95 1.6 3.2 1.6 1.6 0.6 0.6 1.6 1.6 7.951017.95 10.8 1.6 8.9 
N-MDSTI-4 1.6 3.2 0.95 1.6 1.6 1.6 1.6 0.6 0.6 1.6 1.6 6.35/0 9.2 1.6 8.9 0 
TABLE3B 
Dev. Name Dimensions (µm) 
Rx DI D2 D3 D4 D5 D6 D7 D8 D9 Dr Dn Do Dp Dp-base Dn-well Dn-ext 
P-MDSTI-1 1.6 3.2 0.95 1.6 1.6 1.6 1.6 0.6 0.6 1.6 1.6 8.9 6.35 1.6 8.9 
P-MDSTI-2 1.6 3.2 0.95 1.6 1.6 1.6 1.6 0.6 0.6 1.6 1.6 8.9 6.35 1.6 
P-MDSTI-3 1.6 4.8 0.95 1.6 1.6 1.6 1.6 0.6 0.6 1.6 1.6 10.5 10.5 6.35 1.6 4.5 
US 7,566,914 B2 
1 2 
aging, and Manufacturing Technology-Part A, pp. 314-320, 
1995. Moreover, increasing the size of the traditional protec-
tion structures to levels comparable with the core circuit 
dimensions does not guarantee that the ESD protection 
DEVICES WITH ADJUSTABLE 
DUAL-POLARITY TRIGGER-AND 
HOLDING-VOLTAGE/CURRENT FOR HIGH 
LEVEL OF ELECTROSTATIC DISCHARGE 
PROTECTION IN SUB-MICRON MIXED 
SIGNAL CMOS/BICMOS INTEGRATED 
CIRCUITS 
5 requirements are reached. This condition can degrade the 
ESD performance in sub-micron mixed-signal ICs and 
diminish the potential advantages of the technology down-
scaling. 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application claims priority to U.S. Provisional Patent 
Application Ser. No. 60/696,794 filed on Jul. 7, 2005, the 
disclosure of which is incorporated by reference in its 
entirety. 
ESD protection devices designed to undergo in high con-
lO ductivity modulation upon activation, overcome the limita-
tions of standard ESD protection structures. These kinds of 
devices can be realized by properly combining opposite dop-
ing concentration types, P (free holes are majority) and N 
(free electrons are majority), in (P-N)-(P-N) double injection 
15 lateral structures, namely thyristor or SCR (silicon controlled 
rectifier)-type devices. 
FIELD OF THE INVENTION 
FIG. lA shows a cross sectional view of the SCR in the 
prior art. The anode 24 and cathode 22 terminals are typically The subject matter of this application relates to semicon-
ductor integrated circuits. More particularly, the subject mat-
terofthis application relates to Electrostatic Discharge (ESD) 
protection in Complementary Metal Oxide Semiconductor 
(CMOS) or Bipolar CMOS (BiCMOS) mixed-signal inte-
grated circuits (I Cs) operating at Input/Output (I/O) voltages 
well above/below the native power supply voltage. 
20 
connected to the pad to be protected and one of the power 
rails. The (P-N)-(P-N) structure is obtained by the layers 12, 
14, 18, and 20. FIG. lB shows a circuital schematic represen-
tation of the device shown in FIG. lA. The schematic shows 
the SCR consisting of two coupled BJTs, pnp 26 and npn 28, 
BACKGROUND OF THE INVENTION 
The occurrence of high voltage spikes, namely electro-
static discharge (ESD), induced by uncontrollable charge 
imbalance between a chip's input or output pads and exter-
nally grounded or pre-charged objects, affects the reliability 
and functionality of semiconductor integrated circuits (I Cs), 
commonly resulting in hard-failure for advanced technolo-
gies. Various protection techniques have been developed to 
protect circuitry from ESD. Prior techniques have attempted 
25 
and two resistors, one associated with the N-well 30 and the 
second associated with the P-type substrate 32, correspond-
ing to the electrodes 16 and 10, respectively. This device 
maintains the high-impedance off-state while the anode-cath-
ode voltage is higher than the reference voltage in the cathode 
30 
but lower than the so called trigger voltage, which is the 
voltage where the device reaches the on-state condition. For 
anode-cathode voltage below zero, conduction is obtained at 
a forward biased junction. The SCR device was originally 
built in custom technologies and studied in the prior art for 
35 
high power electronics purposes, as discussed, for example in 
the article by Temple, "MOS Controlled Thyristors-A New 
Class of Power Devices," IEEE Trans. Electron Devices, vol. 
ED-33, pp. 1609-1618, 1986. 
to implement protection to the circuits by using one or more 
devices to provide current paths between the IC's pins and 
one or both circuit voltage supplies to shunt the current of 
unpredictable and destructive signals. Such ESD protection is 40 
required to be transparent during the normal operation of the 
circuit, so that the ESD protection does not negatively impact 
the performance of the remaining IC circuitry. A major prob-
lem, however, is that current devices for advanced silicided 
CMOS/Bi CMOS technologies for high level of ESD protec- 45 
ti on purpose are unavailable. Further, standard devices, opti-
mized for performance not for power, are ineffective in han-
dling the high power obtained during an ESD event. 
The shrinking of device dimensions in advanced technolo-
gies, aimed at both high performance and high density cir- 50 
cuits, often results in ICs that are more sensitive to ESD 
events. This consequence of the driving technology down-
scaling is mainly associated with different tradeoffs that 
improve performance by decreasing the power handling 
capability. The reduction of core circuit and ESD protection 55 
area involving shallow junctions, low junction breakdown 
voltage, thin gate oxide, low bias operating voltage, high 
circuit density, mixed-voltage interface environments, pack-
aging constraints, and rigid layout design rules, is discussed 
by Voldman, "A review oflatchup and electrostatic discharge 60 
(ESD) in BiCMOS silicon germanium technologies: Part I 
ESD", Microelectronics Reliability, pp. 323-340, 2005. 
To provide the necessary ESD protection, standard devices 
for on-chip ESD protection can occupy a considerable area of 
the IC, as discussed in the article by Amerasekera et al., "The 65 
impact of technology scaling on ESD robustness and protec-
tion circuit design", IEEE Transaction on Components, Pack-
Some approaches have attempted to design thyristor-type 
devices to provide ESD protection. The use of SCRs as input 
protection for early processes is shown in U.S. Pat. Nos. 
4,400,711; 4,484,244; 4,567,500; and 4,595,941. In these 
patents, SCR-type structures were designed using the given 
process for protection from the PAD to V ss (reference voltage 
power rail) and from the PAD to V DD (high voltage power 
rail). Disclosed are devices that allow a unidirectional current 
path from one of the power rails to the pad, or that create a 
coupled BJT transistor structure able to conduct high current 
when the voltage transients exceed the predetermined values 
(either negative or positive) from the pad to the power rails. 
These devices are aimed at clamping the input voltage within 
the range of the power supply, for instance in circuits for 
signal processing in early TVs. 
A scheme of Schottky barrier diodes address the protection 
for IC applications which are required to interface with out-
side circuits operating at higher voltage. In these cases, a 
diode is connected between the input terminal and the power 
supply line for blocking voltages from the input terminal 
which are greater than the power supply voltage. These 
schemes are designed for an integrated circuit (IC) fabricated 
using geometries about 0.5 micrometers where the input and 
bidirectional input/output (I/O) circuits have to withstand an 
input voltage which can exceed the IC supply voltage. For 
example, the IC may operate at 3.3 volts, but must have the 
ability to interface with other circuits having 5 volt logic 
swings. This ability is commonly called "5 volt friendly." This 
alternative ESD solution is directed to a very close interface 
US 7,566,914 B2 
3 
voltage and does not provide a solution for a circuit that 
should operate at voltage range exceeding three or more times 
the power supply. 
4 
the ESD protection in emerging, advanced technologies, 
thereby allowing for migration of semiconductor products 
that require interface with external circuits that operate at 
much higher or lower symmetric/asymmetric voltages, or 
even including high level of ESD immunity requirements. 
SUMMARY OF THE INVENTION 
In accordance with various embodiments of the invention, 
Other schemes proposed the use of SCR structures to pro-
vide higher conducting voltage. In these schemes, the trigger 
and holding voltage are increased by using stacked devices. 
This solution also involves stringent design of the triggering 
circuit and normally requires the addition of external trigger-
ing circuit components. Moreover, they can be very sensitive 
to the technology design rules. 
Previous art also considers PN junctions stacked in series. 
10 there is a new generation of methods, devices, and associated 
design methodology for protecting integrated circuits (I Cs) 
from damage caused by electrostatic discharge (ESD) in 
advanced sub-micron CMOS/BiCMOS technologies for 
In such cases, the protection structure starts conducting at 
voltages below/above the operating voltage. If the appropri-
ated area is used, the diode structure provides a medium level 
ofESD protection at voltages lower/higher than the conduct- 15 
ing voltage defined by the stacked diodes operating in com-
bine reverse breakdown or Zener condition, and forward con-
duction. There are several known disadvantages of this 
system, however. For example, parallel/series clamping 
diodes require a large area, are slow-response, exhibit unde- 20 
sirable parasitic capacitance and leakage current, and have 
undesirably high "on" resistance. Also, such large diode 
clamps require a low impedance return path. Without a low 
impedance return path, the effectiveness of these large diode 
clamps is greatly reduced. Additionally, large clamping 25 
devices are not standard devices and are not practiced in 
advanced high density integrated circuits. 
Wang et al., "On a dual-polarity on-chip electrostatic dis-
charge protection structure," IEEE Transaction on Electron 
Devices, pp. 978-984, 2001, and U.S. Pat. No. 6,365,924 Bl, 30 
propose a structure built in a p-type substrate for dual polarity 
symmetric operating voltages exceeding the power supply. In 
this structure, variations in the P-base and N-well profiles 
defined by the process highly affect the trigger voltage that 
can be obtained. As such, it is limited to only a few processes 35 
that provide this flexibility. The electrodes of Wang et al. 
define two symmetric interconnections, a first to the pad and 
a second to the reference power rail, which is normally 
ground. Wang et al. discuss the characteristics of the device in 
the specific process, and performance and extension of the 40 
protection devices are restricted to the specified case of dis-
cussion. By symmetry in this device, the main region for 
injection of minority carriers is the same region forthe current 
path in both polarities. This increases the risk of hot spot 
generation and non-uniform current distribution when 45 
dimensions in the device are increased for higher levels of 
ESD protection which poses scaling problems. A further limi-
tation of the device is its inability to provide asymmetric dual 
polarity characteristics and non-uniform operating condition 
applications with input and/or output above and below, by 
several times, the circuit power supply. 
In accordance with various embodiments of the invention, 
there is a method and a device comprising symmetric or 
asymmetric dual-polarity ESD protection structures that use 
layout-adapted P 1 -N2 -P2 -N//P 1 -N3 -P3 -N1 lateral protection 
devices with adjustable I-V characteristic and high current 
rating capability. 
In accordance with various embodiments of the invention, 
there is a method and a device comprising a multifinger 
device structure with interleaved ballast resistance and inter-
digited metal, optimized for high current distribution, low 
risk of filamentation that is versatile to adapt to demanding 
layout rules, and packaging constraints of high density inte-
grated circuits. 
In accordance with various embodiments of the invention, 
there is a method and a device comprising clamps and input/ 
output (I/O) protection devices that do not affect circuit per-
formance, while at the same time giving high conductivity 
modulation through independent conduction paths that are 
optimized for ESD current of opposite polarities. 
In accordance with various embodiments of the invention, 
there is a method and a device having a dual polarity ESD 
protection solution with general characteristics of an S-type 
I-V curve. The device can be adjusted in both polarities to 
different requirements in specialized semiconductor prod-
ucts, such as, for example, charge-pump-based applications, 
electronics equipments interface, LAN (Local area networks) 
ICs, power management, LCD (Liquid Crystal Display) con-
trols, DC-DC converters, power regulators, and other mixed 
voltage systems. 
In accordance with various embodiments of the invention, 
there is a method and a device that can maintain guard ring 
isolation in the ESD protection devices so that parasitics 
between the ESD protection devices and other components of 
the core circuit do not interact. These parasitics, for example, 
in a parallel device array. 50 SCRs or BJTs, can create leakage current paths or even reach 
on-state conditions at high voltage/high current ESD events, 
causing degradation of the system level ESD performance 
and affecting the functionality of the circuit. 
Isolation of the protection devices from the rest of the 
circuit should also be addressed for dual-polarity protection 
devices. Customized guard-rings are fundamental compo-
nents for isolating devices in the circuit, and are important for 
isolating ESD protection devices that are required to sustain 55 
high voltage/high current conditions. Guard ring structures, 
however, have traditionally constrained the minimum and 
maximum conducting voltages (below V ss and above V DD' 
power rails) that can be obtained in the devices. U.S. patent 
application Ser. No. 11/032,154 filed Jan. 11, 2005, and U.S. 60 
Provisional Application Ser. No. 60/643,692 filed Jan. 12, 
2005, also discuss ESD devices and are incorporated herein 
by reference in their entirety. 
Thus, there is aneed to overcome these and other problems 
of the prior art associated with conventional ESD devices. 65 
Further, there is a need for an ESD protection structure that 
includes isolation from the core circuit and that can provide 
In accordance with various embodiments of the invention, 
there is a method and a device that can afford the migration of 
existing products to advanced CMOS/BiCMOS technologies 
to take further advantage of the technology downscaling ten-
dency, while providing the required level of ESD-induced 
damage immunity. 
In accordance with various embodiments of the invention, 
there is a method and a device for multi-transmitters/multi-
receivers and multi-protocols data communication chips in 
general, that provide high levels of protection from damage 
causes by very high levels of positive and negative ESD 
pulses. According to the invention, this can be achieved by 
providing dual-polarity ground-referenced ESD protection 
circuits at the communication pads, protection at the low 
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voltage-low ESD digital pads, and asynnnetric dual-polarity 
protection at every power supply rail on a chip. 
According to various embodiments there is provided a 
semiconductor device and a method of making a semicon-
ductor device. The semiconductor device can comprise a 
substrate of a first conductivity type and a first section formed 
in the substrate. The first section comprises a first electrode 
contacting a first region doped to the first conductivity type a 
second electrode contacting a second region doped to a sec-
ond conductivity type, wherein the first region and the second 10 
are disposed adjacent to each other, a first forward blocking 
junction formed in a current path between the first electrode 
and the second electrode, and a first reverse blocking junction 
formed in the current path between the second electrode and 
6 
junction formed in a current path between the second elec-
trode and an edge of the first section. A second sub-section 
formed in the substrate, the second sub-section comprising a 
second forward blocking junction formed in a current path 
between a third electrode and a fourth electrode, a second 
reverse blocking junction formed in a current path between 
the fourth electrode and an edge of the first sub-section. An 
input/output pad connected to the first- and fourth-electrode, 
while the second- and third-electrode connected to either 
power rail, wherein the first forward blocking and second 
reverse blocking junction block conduction from the input/ 
output pad to the reference rail, and the second forward block-
ing and first reverse blockingjunction block conduction from 
the reference rail to the input/output pad. The input/output 
an edge of the first section. 
According to another embodiment, there is provided a 
semiconductor device and a method of making a semicon-
ductor device. The semiconductor device can comprise a 
substrate of a first conductivity type and a first section formed 
15 having ESD protection and no conduction throughout the 
two-section semiconductor device at a predetermine operat-
ing condition, even when the operating voltage on the input/ 
output pad raises above (V DD) or below (Vs or V ss)· 
in the substrate. The first section can comprise a first electrode 20 
contacting a first region doped to the first conductivity type, a 
second electrode contacting a second region doped to a sec-
ond conductivity type, wherein the first region and the second 
region are disposed adjacent to each other. The first section 
can also comprise a first forward blocking junction formed in 25 
a current path between the first electrode and the second 
electrode and a first reverse blocking junction formed in the 
current path between the second electrode and an edge of the 
first section. The semiconductor device can also comprise a 
second section formed in the substrate. The second section 30 
can comprise a third electrode contacting a third region doped 
to the second conductivity type and a fourth electrode con-
tacting a fourth region doped to the first conductivity type, 
wherein the third region and the fourth region are disposed 
adjacent to each other. The second section can also comprise 35 
a second forward blocking junction formed in a current path 
between the third electrode and the fourth electrode and a 
second reverse blocking junction formed in the current path 
between the fourth electrode and an edge of the first section. 
It can be understood that both the foregoing general 
description and the following detailed description are exem-
plary and explanatory only and are not restrictive of the inven-
tion, as claimed. 
The accompanying drawings, which are incorporated in 
and constitute a part of this specification, illustrate several 
embodiments of the invention and together with the descrip-
tion, serve to explain the principles of the invention. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. lA shows a cross-sectional view of a SCR in the prior 
art; 
FIG. lB shows a circuit schematic of the lateral SCR in the 
prior art; 
FIG. lC shows the structure of a N-P-N-P-N ESD protec-
tion in the prior art; 
FIG. 2 shows a cross sectional-view ofa dual polarity ESD 
device according to various embodiments of the invention. 
The device shown in FIG. 2 is a bidirectional device with no 
intermediate guard-ring separation; 
FIGS. 3(a)-(c) depict schematic representations of differ-
ent junction configurations for adjusting the reverse break-
down voltage YR; 
According to another embodiment there is provided a 40 
semiconductor device and a method of making a semicon-
ductor device. The semiconductor device can comprise a 
substrate and a first section formed in the substrate. The first 
section can comprise a first forward blocking junction formed 
FIGS. 4( a)-(!) depict schematic representations of junction 
configurations, comprising an intermediate single highly 
45 doped well, or an intermediate single isolation, or an inter-
mediate dual highly doped well, for adjusting the forward 
trigger voltage V r; 
in a current path between a first electrode and a second elec-
trode and a first reverse blocking junction formed in a current 
path between the second electrode and an edge of the first 
section. The semiconductor device can also comprise a sec-
ond section formed in the substrate. The second section can 
FIG. 4(m) shows the level of the trigger voltage for the 
junction configurations in FIGS. 4(a)-(l); 
FIG. 4(n) compares the magnitude of the P+/N-Well, 
P+/N-Ext, and P+/N-Epi doping profiles and indicates the 
corresponding metallurgical junctions form for each of these 
doping combinations; 
comprise a second forward blocking junction formed in a 50 
current path between a third electrode and a fourth electrode 
and a second reverse blocking junction formed in a current 
path between the third electrode and an edge of the second 
section, wherein the first electrode is connected to the fourth 
electrode, and wherein the second electrode is connected to 
the third electrode. 
FIG. 4(o) compares the magnitude of the N+/P-Well and 
55 N+/P-Ext doping profiles and indicates the corresponding 
metallurgical junctions; 
FIG. 4(p) compares the magnitude of the P-Well/N-Well, 
P-Well/N-Ext and P-Well/N-Epi doping profiles and indi-
cates the corresponding metallurgical junctions; 
FIG. 4(q) compares the magnitude of the P-Ext with the 
magnitude of the N-Well, N-Ext and N-Epi; 
According to another embodiment there is provided a 
semiconductor device and a method of making a semicon-
ductor device. The semiconductor device can comprise a 
substrate, a first power rail connected to one of a ground or a 60 
negative voltage (Vs), a second power rail connected to a 
circuit ground (V ss), and a third power rail connected to 
positive voltage (V DD). The semiconductor device can also 
comprise two sub-sections. A first sub-section formed in the 
substrate, the first sub-section comprising a first forward 
blocking junction formed in a current path between a first 
electrode and a second electrode, a first reverse blocking 
FIG. 4(r) shows a P+/N-Well/N+ exemplary doping pro-
file embodiment used to control the breakdown voltage and 
associated trigger voltage obtained with the P+/N-Well 
65 blocking junction; 
FIGS. S(a)-(b) compare the forward and reverse conduc-
tion characteristics for single-section devices and two-section 
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devices, respectively, using the device in FIG. 2 and different 
combinations of the junction configurations shown in FIGS. 
3(a)-(c) and FIGS. 4(a)-(l); 
FIG. S(c) shows the sub-section structure corresponding to 
the SD-2 I-V characteristics in FIG. S(a); 
FIG. 6 depicts a simplified equivalent circuit of over-volt-
age dual-polarity ESD protection according to an embodi-
ment of the invention; 
FIGS. 7A and 7B are cross-sectional views of then- and 
p-type MSSTT (modified single substrate trigger thyristor) 
basic cell for the DP-STT (dual polarity substrate trigger 
thyristor) according to an embodiment of the invention; 
FIGS. SA and SB are cross-sectional views of then- and 
p-type MDSTT (modified dual substrate trigger thyristor) 
basic cell for the DP-STT (dual polarity substrate trigger 
thyristor) according to another embodiment of the invention; 
FIGS. 9A and 9B are cross-sectional views of then- and 
p-type MSTT (modified substrate trigger thyristor) with sili-
cide blocking and degrade doping control approaching the 
blocking junction for customized design of the ESD protec-
tion according to another embodiment of the invention; 
FIGS. lOA and lOB show two samples of measured for-
ward and reverse transmission line pulse (TLP) I-V charac-
teristics for single n-type MSSTT according to an embodi-
ment of the invention; 
FIGS. llA and llB show two samples of measured for-
ward and reverse TLP I-V characteristics for single p-type 
MSSTT according to an embodiment of the invention; 
8 
uniform finger conduction for positive and negative ESD 
current applied in a 35 V DP-STT according to an embodi-
ment of the invention; 
FIG. 22 is the cross-sectional view of an asymmetric (-10 
5 V to 15 V) dual-polarity STT according to an embodiment of 
the invention. The device shown in FIG. 22 can comprise an 
intermediate guard ring separation; 
FIG. 23 shows the TLP I-V characteristics for the asym-
metric (-10 V to 15 V) DP-STT in FIG. 22 using a 5 finger 
10 structure for providing protection from damage causes by 
IEC-type ESD stress over 16.5 kV positive and negative 
pulses according to an embodiment of the invention; 
15 
FIGS. 24A and 24B show two layout top views for the 
DP-STT according to an embodiment of the invention; 
FIGS. 25A, 25B, 25C, and 25D are four layout top views of 
inter-finger arrays for the DP-STT according to an embodi-
ment of the invention; 
FIG. 26 shows three design-adapted pads to V ss layout 
20 schemes forthe DP-STT ESD protection cells according to an 
embodiment of the invention; 
FIG. 27 shows DP-STT pads array in the area designed for 
the ESD protection within the circuit scribes and low resis-
tance ground rail according to an embodiment of the inven-
25 tion. In this case, the final integration ofESD protection can 
be used for a high data rate communication transceiver, but it 
is not limited to this application. For example, it can be 
extended to other I Cs applications within the context of the 
invention; 
FIGS. 12A and 12B show two samples of measured for-
ward and reverse TLP I-V characteristics for single n-type 30 
MDSTT according to an embodiment of the invention; 
TABLE 1 sUlllillarizes the conducting voltage characteris-
tics and ESD performance for 5 fingers DP-STT devices in 
FIGS. 14, 17, 19, and 22; FIGS. 13A and 13B show two samples of measured for-
ward and reverse TLP I-V characteristics for single p-type 
MDSTT according to an embodiment of the invention; 
FIG. 14 shows a cross-sectional view of a symmetric 15 V 
dual-polarity trigger STT according to another embodiment 
of the invention. The device shown in FIG. 14 can comprise 
an intermediate guard ring separation; 
35 
FIG.15 shows the TLP I-V characteristics forthe symmet-
40 
ric 15 V DP-STT in FIG. 14 using a 5 finger structure for 
providing protection from damage causes by IEC-type ESD 
stress over 16.5 kV positive and negative pulses according to 
an embodiment of the invention; 
FIGS. 16A, 16B are Emission Microscopy (EMMI) 
45 
images of the optical beam induced current (OBIC) showing 
uniform finger conduction for positive and negative ESD 
current applied in a 15 V DP-STT according to an embodi-
ment of the invention; 
FIG. 17 shows a cross-sectional view of a symmetric 25 V 
50 
dual-polarity trigger STT according to an embodiment of the 
invention. The device shown in FIG. 17 can comprise an 
intermediate guard ring separation; 
FIG. lS shows the TLP I-V characteristics forthe symmet-
ric 25 V DP-STT in FIG. 17 using a 1 finger device according 55 
to an embodiment of the invention; 
TABLES 2A and 2B summarize the internal lateral dimen-
sions for specific n- and p-type MSSTTs, respectively. The 
corresponding TLP I-V characteristics obtained for four of 
these devices 250 µm-width are depicted in FIGS. lOA and 
lOB, llA and llB, respectively; and 
TABLES 3A and 3B summarize the internal lateral dimen-
sions of different n- and p-type MDSTTs. The corresponding 
TLP I-V characteristics obtained for fourofthese devices 250 
µm-width are depicted in FIGS. 12A and 12B, 13A and 13B, 
respectively. 
DESCRIPTION OF THE EMBODIMENTS 
In the following description, reference is made to the 
accompanying drawings that form a part thereof, and in 
which is shown by way of illustration specific exemplary 
embodiments in which the invention may be practiced. These 
embodiments are described in sufficient detail to enable those 
skilled in the art to practice the invention and it is to be 
understood that other embodiments may be utilized and that 
changes may be made without departing from the scope of the 
invention. The following description is, therefore, not to be 
taken in a limited sense. 
Notwithstanding that the numerical ranges and parameters 
setting forth the broad scope of the invention are approxima-
tions, the numerical values set forth in the specific examples 
FIG. 19 shows a cross-sectional view of a symmetric 35 V 
dual-polarity trigger STT according to an embodiment of the 
invention. The device shown in FIG. 19 can comprise an 
intermediate guard ring separation; 
FIG. 20 shows the TLP I-V characteristics forthe symmet-
ric 35 V DP-STT in FIG. 19 using a 5 finger structure for 
providing protection from damage causes by IEC-type ESD 
stress over 16.5 kV positive and negative pulses according to 
an embodiment of the invention; 
60 are reported as precisely as possible. Any numerical value, 
however, inherently contains certain errors necessarily result-
ing from the standard deviation found in their respective 
testing measurements. Moreover, all ranges disclosed herein 
are to be understood to encompass any and all sub-ranges 
FIGS. 21A and 21B are Emission Microscopy (EMMI) 
images of the optical beam induced current (OBIC) showing 
65 subsumed therein. For example, a range of"less than 10" can 
include any and all sub-ranges between (and including) the 
minimum value of zero and the maximum value of 10, that is, 
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any and all sub-ranges having a minimum value of equal to or 
greater than zero and a maximum value of equal to or less than 
10, e.g., 1 to 5. 
The devices disclosed herein can protect a core circuit from 
damage caused from ESD stress in a broad range of applica-
tions where the IC may be subject to a hostile environment 
and the interface I/O signal is bipolar and below/above the 
range of the core circuit power supply. Some examples of 
where this can be an issue can include data communication 
10 
V r· The junction labeled 3 can define the blocking voltage 
BVCEO, or the reverse breakdown voltage V R' for the two 
open-base parasitic BJTs, one formed between the guard ring 
PS and Pl and the other between P2 and Pl. FIGS. 3(a)-(c) 
depict three exemplary reverse blocking junction types. The 
reverse blocking junction can be formed in a current path 
between an electrode and edge of the section in which it is 
formed, or between an electrode and the guard ring. Different 
transceivers used in most advanced domestic electronic 10 
doping densities on both sides of the different junction types 
give rise to different critical electric field and impact ioniza-
tion effects. The reverse blocking junction type shown in FIG. 
3(a) yields the smallest YR, followed by the reverse blocking 
junction type shown in FIG. 3(b), with the reverse blocking 
equipment, industrial control devices, distributive medical 
communication and monitoring, equipment for local area 
networks (LANs), and for closed circuit security systems. 
Further applications can also include embedded DC-DC con-
verters, power management, and in general, any charge 
pump-based IC. These applications form an important sector 
of the semiconductor industry that highly influences the 
development of advanced technology for fundamental activi-
ties and high quality life. 
15 junction type shown in FIG. 3(c) yielding the largest YR, 
among the three. 
The junction labeled number 5 in FIG. 2 controls the for-
The bidirectional operational devices for the design of 20 
input/output ESD protection can be considered in comple-
mentary versions, namely n- and p-type, which allows for 
optimum and application/technology-adapted ESD protec-
tion characteristics. Various embodiments will be referred 
hereafter as DP-MS TT (dual polarity modified substrate trig- 25 
gered thyristor). According to various embodiments devices 
can be formed by basic sub-cells, namely: 1) n- and p-type 
modified single-substrate-triggered-thyristor (n- and p-type 
MSSTT), and 2) n-and p-type modified double-substrate-
triggered thyristor (n- and p-type MDSTT). According to 30 
various embodiments, there is provided a versatile, space-
efficient and reliable ESD protection device for a more robust 
implementation ofESD protection systems in advanced sub-
micron CMOS technologies operating at high I/O voltage, 
much above/below the native operating voltage of the core 35 
ward trigger voltage V n as the breakdown of this junction is 
the main mechanism that defines the triggering of the regen-
erative feedback in the device. FIGS. 4(a)-(l) show twelve 
alternative forward blocking junction configurations that can 
be used to control trigger voltage V r The forward blocking 
junctions shown in FIGS. 4(a)-(l) can comprise a sub-region 
at a junction between adjacent regions. According to various 
embodiments, the sub-region can be a doped region, doped to 
either conductivity, or an isolation area, such as a LOCOS 
region, shallow trench isolation area, or other isolation areas 
as will be known to one of ordinary skill in the art. According 
to various embodiments, the adjacent regions can comprise 
any of a portion of the tub layer in which the junction is 
formed, an extension region (Ext) formed in the tub layer, 
and/or a well region (Well) formed in the tub layer. The 
forward blocking junction can also be formed in a current 
path between two electrodes. 
circuit. 
FIGS. 2-26 depict exemplary methods and devices, includ-
ing test results wherefrom, for use in ESD protection circuits. 
Turning to FIG. 2 there is a cross-sectional view of a dual 
polarity ESD protection device according to various embodi-
ments of the invention. The structure comprises two sections 
(as indicated with the arrows in FIG. 2): a right section for 
discharging ESD current from the pad to the power rail, 
shown on the right hand side of FIG. 2 and a left section for 
discharging ESD current from the power rail to the pad, 
shown on the left hand side of FIG. 2. Even though the 
structure allows for the design of each section independently, 
interaction between the conducting characteristics of the 
opposite sections can affect the device performance. 
In FIG. 2 the current paths during the ESD conduction are 
labeled with the numbers 1and2, the four key pin junctions 
are labeled with numbers 3 through 6 and five key terminals 
are labeled with Pl, P2, Pl' P2', and PS (guard ring). Consid-
ering the case of ground-referenced I/O pad protection, Pl, 
P2', and PS are connected together to form an electrode and 
grounded, and the second electrode connected to the pad can 
be formed by connecting P2 and Pl' together. For this con-
nection scheme, bidirectional I-V characteristics, from the 
pad to ground and vice versa, with symmetry and asymmetry 
can be obtained. 
The first step for custom designing the symmetrical or 
asymmetrical I-V characteristics involves adjusting the for-
ward trigger and reverse breakdown conditions in each sec-
tion of the device. Using the left section for illustrative pur-
poses, (it is to be noted that the same concepts can apply to the 
right section) the device can be designed to yield different 
reverse breakdown voltages V R and forward trigger voltages 
These forward blocking junction configurations allow for 
custom design of the trigger voltage for a broad range of IC 
applications such as, for example, the V rlevels obtained for 
some of the junction configurations in FIG. 4(m ). Further-
40 more, adjustment of the distance between highly doped 
regions close to the blockingjunction (i.e., distances: dx, dxn, 
and dxp, for configurations in FIGS. 4(c), 4(1), 4(j), 4(k), and 
4(!)) to a predetermined distance modifies the device behav-
ior. For instance, V r is changed from about 6.5 V to 12.5 V 
45 when configuration in FIG. 4(c) is used and dx is increased 
from 0.2 µm to 0.7 µm. Results from 2-D device simulations 
provide the following quantitative results close to the corre-
sponding trigger voltages. For dx=0.2 µm, the critical electric 
field and peak of Selverherr's impact generation rate in the 
50 blocking junction are 7xl05 V/cm and lxl028 s- 1 ·cm-3 , 
respectively. However, for dx=0.7 µm, the critical electric 
field of 6.5xl 05 V/cm and the peak Selverherr's impact gen-
erationrate of2.5xl 027 s- 1 ·cm-3 areobtained.Asaresult, this 
design strategy allows for fine adjustment at different inter-
55 mediate trigger voltages. 
The forward blocking junction configurations in FIGS. 
4( a), 4( b ), 4( d), and 4( e) also have the properties ofincreasing 
the intrinsic breakdown voltage of the corresponding block-
ingjunctions, e.g., the breakdown voltage of the p-well diode 
60 (i.e., N+ to P-Well) will increase by using the junction con-
figuration 4(b), or for the case of the n-well diode (i.e., 
N-Well to P+) the breakdown voltage will increase by using 
the configuration 4( a). A graphical reference of the typical 
ion-implantation doping profiles combinations considered in 
65 the calibration of CAD (Computer Aided Design) simulations 
are shown in FIGS. 4(n)-4(r). This graphical representation 
compares different combinations of n- and p-type doping 
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profiles and shows the ESD design flexibility that can be 
obtained without changes in the based-line of the CMOS or 
BiCMOS processes. 
FIG. 4(n) shows the doping levels for the P+, and it is 
compared on the same plot with the corresponding doping 5 
levels for the N-Epi, N-Ext, and N-Well regions. The dif-
ferent shapes at the metallurgical junctions give rise to vari-
ous breakdown- or associated trigger-voltages. FIG. 4(o) 
shows the opposite case where the N+ is combined with the 
p-type lightly doped regions. In this condition, associate trig- 10 
ger voltages are different to the one that can be obtained with 
the configurations in FIG. 4(n). FIGS. 4(p) and 4(q) compare 
the P-Well and P-Ext with the corresponding lightly doped 
n-type regions, which are the configurations that can allow for 
the design of the higher trigger voltages. Note that for the 15 
particular example presented in FIG. 4(q), the associated 
junctions are obtained far away from the surface. For this 
reason the P-Ext is not considered in the blocking junction 
configurations. FIG. 4(r) shows the case where the distance 
between two highly doped regions of opposite type (P+ and 20 
N +) are separated by a predetermined distance dx, corre-
sponding to a lightly doped region (N-Well). This approach 
allows for lower breakdown voltage that the one obtained 
between the N-Well to the P+ when the distance dx is 
reduced. This design strategy is followed in FIGS. 4(c), 4(1), 25 
4(j), 4(k), and 4(!). 
FIG. 5(a) shows the Transmission Line Pulsed (TLP) I-V 
characteristics of three single-section devices (SD-1, SD-2, 
and SD-3) fabricated in a sub-micron, silicided, triple-well 
CMOS technology and using the following three junction 30 
combinations: First, for SD-1, the junction type shown in 
FIG. 3(a) was used for the junction labeled3 in FIG. 2 and the 
junction type shown in FIG. 4(b) was used for the junction 
labeled 5 in FIG. 2. Second, for SD-2, the junction type shown 
in FIG. 3(b)was usedforthejunctionlabel 3 in FIG. 2 and the 35 
junction type shown in FIG. 4(d) was used for the junction 
labeled 5 in FIG. 2. And third, for SD-3, the junction type 
shown in FIG. 3(c) was used for the junction type labeled 3 in 
FIG. 2 and the junction type shown in FIG. 4(e) was used for 
the junction labeled 5 in FIG. 2. Testing on packaged devices 40 
using an industry standard TLP instrunient, which provides 
square pulses 100 ns wide and variable rise times of 200 ps, 2 
ns and 10 ns are shown herein. As can be seen in FIG. 5(a), 
three different V R' V n and conduction current capabilities are 
obtained. The procedure to substitute the different junction 45 
configurations is developed using analog procedures, and in 
general can be customized to the specific ESD requirements 
as will be discussed in other exemplary embodiments. For 
illustration, FIG. 5(c) show the cross-sectional view for the 
device SD-2 implemented at the left section of the embodi- 50 
ment in FIG. 2. 
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shown in FIG. 4( b) was used for both of the junctions labeled 
5 and 6 in FIG. 2. SecondforBD-S2, the junction type shown 
in FIG. 3(c) was used for both of the junctions labeled 3 and 
4 in FIG. 2 and the junction type shown in FIG. 4(e) was used 
for both of the junctions labeled 5 and 6 in FIG. 2. And third 
for BD-ASl, the junction types shown in FIG. 3(c) and FIG. 
4(b) were used for the junctions labeled 3 and 5, respectively, 
and the junction types shown in FIGS. 3(a) and FIG. 4(a) 
were used for the junctions labeled 4 and 6, respectively, in 
FIG. 2. Both BD-Sl and BD-S2 exhibit custom symmetrical 
I-V characteristics (i.e., identical trigger and holding voltages 
for positive and negative ESD), but BD-ASl yields asym-
metrical characteristics. In this particular case, the design can 
be adapted for the specific asymmetric operating voltage of 
dual protocol data communication transceivers. In addition, 
the three devices exhibit different trigger, holding, and on-
state current characteristics. As such, they are useful for 
robust ESD protection design. 
The three two-section devices, BD-Sl, BD-S2, and BD-
ASl were also tested using the human body model (HBM), 
the machine model (MM), and the International Electro-
chemical Commission (IEC) ESD standards. With an area of 
about 120 µmx200 µm, the devices passed the maximum ESD 
stresses of 15 kVHBM, 2 kV MM, and 16.5 kV IEC. Table 1 
sunmiarizes the DC measurements and conducting character-
istics of these three devices. More discussion about the infor-
mation depicted in table 1 is provided later along with the 
explanation of other embodiments. As shown, the leakage 
currents are sufficiently low and thus the parasitic effects of 
the ESD protection structure on the functionality of the circuit 
protected are minimal. 
Turning to FIG. 6, there is depicted an illustrative sche-
matic representation of a dual-polarity protection structure 
according to various embodiments. A first region 200 is con-
nected to a pad and a second region 220 is connected to a 
reference power rail voltage, namely V ss· A first isolating 
open base bipolar junction transistor (BJT) 202 and a second 
isolating open base BJT 204 are connected through resistors 
214, 215 between a first region 200 and a second region 220. 
These isolating BJTs can have different conducting charac-
teristics and different open base breakdown (BVCEO). The 
minimum and maximum bidirectional breakdown voltage 
can be determined either by the minimum BVCEO of the 
outermost BJTs 202, 204 or by the conducting characteristics 
of the coupled transistor-resistor network between the first 
region 200 and the second region 220. According to various 
embodiments the conducting characteristics can be either 
restricted by the internal coupled network and or combined 
with the characteristics of the isolating open base BJTs. In 
this case, the outermost BJTs set a maximum voltage limit to 
avoid undesirable interaction with other devices close to the 
periphery of the protection structure. 
When the voltage applied at the first region 200 is positive 
and high enough to reach the conducting condition defined by 
the coupled BJTs 210 and 206 and the resistive network, high 
conductivity modulation is obtained during the on-state con-
ducting condition and the maximum voltage is clamped. The 
main blocking voltage junction will be defined by the collec-
In order to realize dual-polarity conduction for positive and 
negative ESD (triggering and snapback for both the positive 
and negative ESD), the two-section device as shown on either 
side of the dotted vertical line as shown in FIG. 2 can be used. 55 
The key junctions in the right section of FIG. 2 correspond to 
those in the left section but are labeled with numbers 4 and 6. 
Joining the right and left sections, one for the positive and the 
other for the negative ESD, will therefore generate several 
combinations of the two junctions discussed above and there-
fore different dual-polarity I-V characteristics with custom-
ized snapback behaviors. 
60 tor-base junction of206. When the voltage applied at the first 
terminal is negative and high enough to reach the voltage 
breakdown of the coupled BJTs 212 and 208 along with the 
resistive network, high conductivity modulation allows for 
draining considerable amount of current through the device 
FIG. 5(b) shows the measured results of three different 
two-section devices (BD-Sl, BD-S2, and BD-ASl) having 
the following three junction combinations. First for BD-Sl, 
the junction type shown in FIG. 3(c) was used for both of the 
junction types labeled 3 and 4 in FIG. 2 and the junction type 
65 and the maximum negative voltage is clamped. The main 
blocking voltage junction will be defined by the collector-
base junction of208. 
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In the sub-sections shown in FIGS. 7A and 7B the trigger 
voltage can be designed to be primarily defined by the block-
ing junction below isolation area 70. According to various 
embodiments, it can be (N-Ext to P-Ext), (N-Ext to 
P-Well), (N-Well to P-Ext), (N-Well to P-Well). For the 5 
reverse situation, however, the reverse blocking voltage can 
be defined at the reverse P-N junction below contact 100 (for 
instance, S6 to 72A) in FIG. 7A, or contact 102 (e.g. S6 to 
6SA) in FIG. 7B. In these sections, the reverse blocking 
junction does not have a major effect in the definition of the 10 
trigger voltage in forward operating condition. As such, 
reverse and forward conduction can be independently 
adjusted. 
14 
The embodiment in FIGS. 9A and 9B include additional 
LDD P+ and N+ buffer implantations (72B and S2B in FIGS. 
9Aor74B andS4B in FIG. 9B), next to the blockingjunction 
isolation 70C. In this case, the additional implantations act as 
the limiting factor of the space charge region expansion in the 
blocking junction and allow for junction engineering previ-
ously discussed for other junction embodiments depicted in 
FIGS. 4(a )-4(!). 
FIGS. 7A, 7B, SA, SB, 9A, and 9B depict the various 
lateral dimensions adjusted according to various embodi-
ments of the invention. These layout dimensions are also 
discussed later with accompanying I-V characteristics. On-
wafer tests using an industry standard transmission line 
pulsed (TLP) instrument, which provides square pulses 100 
15 ns wide and variable rise times of200 ps, 2 ns and 10 ns are 
shown herein. For example, FIG. 1 OA shows the trigger volt-
age 2SO, the reverse breakdown voltage 2S6, the holding 
voltage 2S2, and the on-state resistance 2S4, corresponding to 
the N-MSSTT-1 with the dimensions shown in Table 2A. 
FIGS. 7A and 7B show the cross-sectional view of then-
and p-type MSSTT sub-sections, respectively. According to 
various embodiments, an N-Tub layer S2 is formed on the 
surface of a p-type silicon wafer SO with an n-type Epitaxial 
layer S4. N-Ext SS, N-Well Sl, and LDD N+ S6 are 
implanted at both sides of the device, and this n-type region 
extends vertically to the N-Tub S2. P-Ext S7, P-Base 7S, 20 
P-Well S3, and LDD p+ SS are implanted at both sides of the 
device and this p-type region extends vertically to the p-type 
substrate SO. The n- and the p-type regions previously 
described form guard-ring isolation around the effective area 
of the device. This guard ring isolation is customized and 25 
applied according to various embodiments. 
The dimensions used in the devices allow for the adjust-
ment of the I-V characteristics, for instance for the case of the 
I-V characteristics in FIG. lOB, higher trigger and holding 
voltages are obtained in forward and reverse by changing the 
distances Dl' and D4, and including the region D(p-base). 
Alternatively, Table 2A also shows the dimensions for the 
device called N-MSSTT-3, which shows the dimension for 
An N-Ext, S6 in FIG. 7A, and additional doping, S6A for 
FIG. 7B, are implanted to be used as an intermediate layer at 
the first electrode side, 100 in FIG. 7A, and 102 in FIG. 7B. 
P-Ext SSA and P-Well SS in FIG. 7A and FIG. 7B are 30 
the D(p-ext), applicable for an embodiment where graded 
doping in the cathode is implemented. 
For the complementary p-type MSSTT, the I-V character-
istics and dimensions of the devices are shown in FIGS. llA 
and llB and Table 2B, respectively. FIG. llA shows the 
forward and reverse I-V characteristics for the device 
P-MSSTT-1 with trigger voltage 270 lower than the I-V char-
acteristics in FIGS. lOA and lOB and for the negative region, 
implanted into the N-Epitaxial-layer S4 parallel to the previ-
ous N-Ext S6 in FIG. 7A and FIG. 7B, and are used as an 
intermediate layer in the second electrode side 120 in FIG. 
7A, and 122 in FIG. 7B. These regions extend in both the 
vertical and the lateral directions. In the vertical direction, 
they extend into the N-Epitaxial layer S4 and in the lateral 
direction they create the forward blocking p-njunction in the 
center of the device. The region placed below the first elec-
trode (72A in FIGS. 7A or 6SA in FIG. 7B) is alternatively 
considered for fine adjustment of the reverse breakdown volt-
age.A gap "t"between thefirstregion(S6 in FIG. 7B) or(S6A 
in FIG. 7B), and the second region (SS in FIG. 7B and FIG. 
7A) can be also designed to increase the forward blocking 
voltage and on-state holding current. 
35 two possible reverse conducting voltages, V RI (272) and V R 2 
(274), where 272 is obtained for P-MSSTT-1 and 274 is 
obtained for P-MSSTT-3. In both of these cases, the forward 
I-V characteristics closely overlapped. FIG. llB shows the 
I-V characteristics for another embodiment with higher trig-
40 ger. This is realized by using the dimensions of the device 
P-MSSTT-2 in Table 2B. This device triggers 2SO close to 40 
V, while the reverse I-V characteristics shows conduction at 
about -27 V, 2S2, and goes with a high resistance 2S4 char-
acteristics until about -45 V. In this device by increasing the 
45 distance Dl', the trigger is shifted to higher voltages, how-
ever, further increase ofDl' also reduces the maximum fail-
In another embodiment, shown for example, in FIGS. SA 
and SB, LDD N+ and P+ regions 72 and 74, respectively, are 
implanted for adjustment of the forward blocking junction. 
LDD N+ and LDD P+ regions 66, 6S are implanted in the 
intermediate P-Ext SSA or in the intermediate N-Ext S6 in 
FIG. 7A and FIG. 7B (FIGS. SA and SB), respectively. 50 
Regions 66 and 6S are located in the second electrode side for 
FIG. 7 A (SA) and in the first electrode side for FIG. 7B (SB). 
ure current. 
I-V characteristics are also shown in FIGS. 12A and 12B 
and 13A and 13 B for then- and p-type MDS TT. These figures 
illustrate other methods to adjust the general S-Type I-V 
characteristics, and more specifically, the trigger voltage at: 
15 V (290 in FIG. 12A and 296 in FIG. 12B), 25 V (302 in 
FIG. 13A) and 33 V (310 in FIG. 13B). The corresponding 
dimensions used for these devices are shown in Tables 3A and LDD P+ and N+ regions 72, 74 are implanted in the N-Ext 
S6 and P-Well SS for FIGS. 7A (SA) and 7B (SB), respec-
tively. Regions 72 and 74 are located in the first electrode side 
in FIG. 7 A (SA) and in the second electrode side for FIG. 7B 
(SB). 
Isolation areas, e.g. 60 in FIGS. SA and SB, are grown in 
the spacing between LDD implantations, and also on the 
blocking junction, 70 in FIGS. 7 A and 7B. The trigger and 
holding voltages of the MSSTT increase when Dl' is 
increased. 
The LDD N+ regions 62, 66, 74, S4 and S6 are typically 
implanted in the same process step, but may alternatively be 
separate implantation steps. Similar implantations can be 
applied to the LDD P+ regions 64, 6S, 72, S2, and SS. 
55 3B, with Table 3A forthe n-type MDSTT and Table 3B forthe 
p-type MDSTT. These tables show direct layout dimensions 
of the devices, aimed to provide, along with the exemplary 
I-V characteristics, better orientation to the design engineers 
about the dimensional order of the previously discussed 
60 embodiments. By using these dimensions and accompanying 
discussion, a dual-polarity characteristic can be customized 
to the variety ofESD protection operating conditions required 
in most semiconductor applications. 
Turning to FIG. 14, this embodiment allows for I/O Pad 
65 ESD protection in circuits operating at symmetric bipolar 
voltages, e.g. ±15 V. Two electrodes are indicated by 140 and 
142, each of them connected to different regions of the device 
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and connected to the protected pad and ground, respectively. 
A first n-type MDSTT sub-section 134 provides ESD protec-
tion for current flowing from 140 to 142 and vice versa forthe 
n-type MDSTT sub section 136. The current flowing in oppo-
site directions between the two connecting points uses differ- 5 
ent discharging paths and includes an intermediate guard ring 
156, and 158 for isolation between the sub-sections of the 
device. In the outermost part of the device are also shown the 
guard ring isolation 158 and 156, which avoid interaction 
between the ESD protection and the rest of the protected 10 
STT-2 in Table 3B). The forward blocking junction 176 is 
graded by the low doping concentration of the N-Epi 54. The 
reverse blocking junction 174 allows for conduction of the 
device without interaction between the parasitics formed with 
the p-side of the guard ring 168 and the device's electrodes, 
180and182. FIG. 20 shows the resulting symmetric TLP I-V 
characteristics, 462 and 468, for a five finger device using the 
inter-finger guard ring isolation. The forward and reverse 
trigger voltages, 464 and 458, are close to ±36 V and the 
currents at the holding voltages, 460 and 466, are over 1 Amp, 
while the on-state resistance allows for ESD current flows circuit. 
The blocking junctions in the design of the symmetric I-V 
characteristics 138 and 146 determine the trigger and reverse 
blocking voltage of the device's sub-sections. The forward 
blocking junction 138 is designed close to the required trigger 
voltage, and the reverse blocking junction 146 can sustain a 
blocking voltage higher than the trigger. FIG. 15 shows the 
TLP I-V characteristics measured for a device using the 
device scheme in FIG. 14, the layout embodiment with inter-
finger guard ring isolation, and 5 fingers (200 µm widths) for 
each sub-section. The different layout schemes and related 
trade-offs will be presented later. The DC measurements and 
ESD performance of this device are sunmiarized in Table 1. 
The forward 448 and reverse 442 I-V characteristics show a 
very low on-state resistance, which permits a sustain and 
elevated ESD current stress, a low leakage current associated 
over 60 Amps peak. The DC measurements and ESD perfor-
mance of this device are s=arized in Table 1. 
The micrograph of the ±36 V trigger voltage device is 
15 depicted in FIGS. 21A and 21B via Emission Microscopy 
(EMMI) images of the optical beam induced current (OBIC). 
When the PAD to GND voltage is close to the forward trigger 
voltage 498, the five fingers closer to the PAD 492 generate 
high intensity of light, corresponding to the uniform current 
20 distribution throughout the five fingers during the triggering 
process, while the very weak radiation in the five fingers at the 
right hand side (closer to GND) is associated with the reverse 
leakage in that sub-section of the device. When the GND to 
PAD voltage is higher than the reverse trigger voltage, current 
25 conduction 496 is obtained in the five fingers closer to the 
GND 494, and all of them generate a relatively high intensity 
of light, corresponding to the high current density and uni-
form current distribution throughout the five fingers during 
the on-state. 
to the high off-state resistance below the forward and reverse 
symmetric trigger voltages 444 and 438, respectively, and 
relatively high currents at the forward and reverse holding 
voltages, 446 and 440, respectively. The sub-sections of the 30 
±15 V DP-STT follow the dimensions given for the embodi-
ment N-MDSTT-2 in Table 3A. 
FIG. 22 on the other hand, shows an embodiment for asym -
metric ( -10 V to 15 V) bidirectional operating conditions and 
high holding- and trigger- current, using a combination of 
forward and reverse conduction of the DP-STT sub-sections. 
The sub-section of the device at the left hand side 186 
The layout micrograph of the fabricated embodiment for 
±15 V operating voltage is also depicted in FIGS. 16A and, 
16B via Emission Microscopy (EMMI) images of the optical 
beam induced current (OBIC). For the PAD to GND ESD 
current conduction 486, the five fingers closer to the PAD 484 
show optical beam induced light, corresponding to the high 
current density and uniform current distribution throughout 
the five fingers. For the GND to PAD current conduction 490, 
the five fingers closer to the GND 488 show uniform light 
emission, corresponding to the high current density and uni-
form current distribution throughout the five fingers during 
the on-state, 440 in FIG. 15. 
FIG. 17 shows a second embodiment for a symmetric DP-
S TT ESD protection device for a circuit operating at a bipolar 
I/O voltage range of about to ±25 V. Similar to the description 
provided for FIG. 14, there are symmetric sub-sections (160 
and 162), in this case p-type MDSTT-1 (Table 3B), each of 
them providing ESD protection for current flowing in the 
opposite directions. The Pl/N2/P2/Nl structure defined for 
each subsection present a combination of forward and reverse 
blocking junctions, 166 and 164, that give rise to the I-V 
characteristics shown in FIG. 18. The forward and reverse I-V 
characteristics 456 and 452, respectively, are obtained for a 
two-section one-finger 200 µm width device. The symmetric 
trigger voltage, 454 and 450 in FIG. 18, are measured very 
close to the established ±25 V, while the device conductivity 
modulation is ideal for ESD protection without latchup prob-
lems. 
FIG. 19 shows a third embodiment for still higher trigger 
voltages. This cross-sectional view depicts a single finger 
DP-STT for symmetric trigger voltage over ±30 V. This 
embodiment maintains the general scheme of the two previ-
ous embodiments, but the sub-section blocking junctions are 
defined differently, see sub-sections 170 and 172, corre-
sponding to an embodiment of the p-type MDSTT (P-MD-
35 (N-MDSTT-3 in Table 3A) depicts the first 196 and the sec-
ond 194 blocking junctions used to adjust the conducting 
characteristics of the positive side of the device I-V charac-
teristics, 480 in FIG. 23. In this embodiment, the electrode 
190 is connected to the pad and the electrode 192 is connected 
40 to ground, however, the opposite case can be also imple-
mented. The sub-section at the right hand side 188 (N-MD-
STT-2 in Table 3A) shows the first and second blocking 
junctions, 138 and 146, in this case partially defining the 
negative I-V characteristics 474 in FIG. 23. The I-V charac-
45 teristics of this device for the negative voltage shows conduc-
tion at about -10 V, associated with conduction in junction 
194 and sub-section 186, until about -4 Amp ( 472), condition 
for which the sub-section 188 triggers and goes to a low 
voltage-high conductivity state. For positive and negative 
50 on-states, the asymmetric embodiment can sustain over 60 A 
of ESD current in a 200 µm-width five-finger device. The 
unique characteristics of this composite device allows for 
high ESD protection where the trigger current is required to 
be relatively high. In this embodiment, the holding currents 
55 can be greater than ±2 A. The DC measurements and ESD 
performance of this device are summarized in Table 1. 
In general, custom combinations of symmetric and asym-
metric I-V characteristics aimed to ESD protection or spe-
cialized circuit applications can be obtained within the scope 
60 of the invention in either very advanced or traditional semi-
conductor technologies for digital circuits, mixed-signal, 
SoC (System on-a Chip) applications, and smart power elec-
tronics. Layout engineers with the required expertise in semi-
conductor devices and circuit design can implement and inte-
65 grate any customized symmetric or asymmetric ESD 
protection by following the layout embodiment top-views 
depicted in, for example, FIGS. 24A, 24B, and 25A-25D. 
US 7,566,914 B2 
17 
FIGS. 24A and 24B show alternative embodiments for the 
PAD to GND layout array and device interconnections, using 
for ease of understanding, the top-view ofDP-STTwith sub-
sections formed by p-type MDSTT's depicted in FIG. SB. 
FIG. 24A shows a layout embodiment where PAD 334 and 5 
ground 342 are defined at the two ends of the DP-STT cell. 
This particular design can be applicable when the PAD posi-
tion can be defined toward the center of the chip. One con-
nection, the ground, is defined in the periphery of the chip, 
which facilitates the layout. The interdigitatedmetal lines 336 10 
are connected to the first 340 and second 338 sub-sections of 
the DP-STT following the criteria described in the previous 
embodiments. The device implemented to generate the I-V 
characteristics previously shown in FIG. 18 follows the lay-
out scheme presented in FIG. 24A, where 340 corresponds to 15 
one sub-section and 338 to the other. 
FIG. 24B shows a dual-ground rail to single PAD 316 
interconnection, with 324 and 322 corresponding to the sub-
sections of the DP-STT, and 320 indicating the area for adja-
cent circuitry. This PAD interconnection can be necessary 20 
when the I/O of the circuit is placed very close to the periph-
ery of the chip, for instance due to design rules or due to 
packaging considerations. 
According to various embodiments, the number of inter-
digitated metal lines should be even, with half of them con- 25 
nected to the PAD (328, 314) and the other half connected to 
ground 330. The distance between metal lines 332 and the 
width of each metal line can be adjusted to minimize the 
inter-finger resistance without causing current crowding 
associated with high current density in the metal lines. The 30 
minimum metal width 318 considered in this layout is 20 µm 
and metal lines should be properly spaced following technol-
ogy ground rules. In general, self-heating in metal lines closer 
to vias and contacts induces failure at high ESD current due to 
hot spot generation and metal electromigration. This effect is 35 
reduced by properly extending the top layer of metal line 326 
over the vias. 
FIGS. 25A-25D show layout top-views for customized 
inter-finger arrays. FIG. 25A shows a DP-STT where two 
sub-sections are identified by 350 and 346, with 350 for pad 40 
to ground ESD protection and 346 for ground to pad ESD 
protection. In this embodiment, intermediate guard rings 352 
separate each sub-cell's (348) N-Tub (344). This array allows 
for inter-finger isolation but extra area is needed for the inter-
finger guard rings. The multifinger layout scheme in FIG. 45 
25A has been previously referenced as the layout with inter-
finger guard ring isolation. It has been used in the five-finger 
devices designed to generate the I-V characteristics previ-
ously depicted in FIGS. 15, 20, and 23. 
FIG. 25B shows a second embodiment for the inter-finger 50 
layout, with each sub-section defined by 360 and 354, and 
each sub-section using separated guard-ring 358. In this case, 
each N-Tub is common for all the fingers forming the respec-
tive sub-sections 362. Within each section the fingers next to 
each other can be flipped, so that the vias connected to a 55 
specific pad are adjacent, 364 and 356. This assures that the 
current will take the right conduction path and that no unde-
sirable leakage is obtained between adjacent sub-cell's fin-
gers. 
FI GS. 25C and 25D show the inter-finger layout with com- 60 
mon N-Tub 372 for all the sub-sections of the DP-STT. In 
18 
pad. Otherwise undesirable interaction between adjacent sub-
cells' parasitic devices will affect the performance of the 
DP-STT. 
For the embodiment in FIG. 25D, the sub-sections of the 
devices are no longer grouped, but distributed, with 376 and 
386 for the ground to PAD ESD protection and with 384 and 
378 for the pad to ground ESD protection. As observed in the 
embodiment, customized positioning of the fingers can be 
defined by the layout engineers to take advantage of this 
layout design 380, 382, which is found very convenient for 
the applications that require different numbers of fingers for 
the ESD protection in one of the directions. 
The previous layout embodiments (24A, 24B, and 25A-
25D) are compared in FIG. 26, using as a reference the com-
mon ground rail 520 defined at the periphery of the I Cs. FIG. 
24B can be implemented following the schemes in 51 OA and 
510B shown in FIG. 26 and FIG. 24A can be implemented 
following scheme in 510C also shown in FIG. 26. Besides the 
PAD region, the multifinger array that can be implemented 
following any of the alternative schemes in FIG. 25 are indi-
cated with dots 506. Selections of these arrays can depend on 
area and circuit layout constraints. The number of metal lines 
(508, 518) and device fingers 506 is defined by the level of 
ESD stress that the devices should sustain. A difference in 
these embodiments is the layout of the ground metal lines and 
the distance between the PAD (500, 502, and 504) and the 
ground rail at the periphery of the chip (514, 516, and 520). 
Even though these designs have shown to be effective for 
implementing the DP-STT, in one embodiment it is the one in 
510C, because it does not need additional wide ground lines 
going into the circuit. But for some applications, the distance 
allowed between the ground rail and the pads may require the 
use of more stringent layout schemes 510A or 510B. 
An example of the previous layout embodiments on a chip 
is shown in FIG. 27. The ESD protection can be placed as 
shown by 616, 618, and 602. The area occupied by the chip 
600 is divided in different sections including the package 
pads 618, core circuitry area 610, receivers 612, and trans-
mitters 614 interface circuits, ESD protection devices 616, 
618 and circuit internal pads 608, 606, and 602. Alternatively, 
for circuits which are required to operate at large levels of 
ESD current, a wide ESD ground rail 620 can be use to 
discharge the ESD current while a second periphery ground 
rail can be use for the main reference of the core circuit 622. 
In general, this layout embodiment can be customized for the 
specific circuit application. 
This idea can be extended and elaborated in detail in vari-
ous embodiments disclosed herein. For example, the devices 
can provide symmetric and asymmetric conduction charac-
teristics as well as provide high current rating per unit area 
and the required ESD protection for integrated circuits oper-
ating under different environments and interface voltage con-
ditions. The results shown herein of measured devices illus-
trate these characteristics. 
While the invention has been illustrated with respect to one 
or more implementations, alterations and/or modifications 
can be made to the illustrated examples without departing 
from the spirit and scope of the appended claims. In addition, 
while a particular feature of the invention may have been 
disclosed with respect to only one of several implementa-
tions, such feature may be combined with one or more other 
features of the other implementations as may be desired and 
these embodiments, there is no inter-finger isolation and less 
area is occupied by the protection device. FIG. 22C groups 
the two sub-sections of the device in 366 and 374, following 
similar criteria to the ones in FIG. 22B, but in this case, 368 
can be a common node and all the adjacent vias in the inter-
mediate region between fingers can be connected to the same 
65 advantageous for any given or particular function. Further-
more, to the extent that the terms "including", "includes", 
"having", "has", "with", or variants thereof are used in either 
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the detailed description and the claims, such terms are 
intended to be inclusive in a manner similar to the term 
"comprising." 
20 
a second sub-region doped to the first conductivity type and 
formed in the first region. 
13. The semiconductor device according to claim 11, 
wherein the second sub-region is separated from the first 
sub-region by a predetermined distance. 
14. The semiconductor device according to claim 12, 
wherein the second sub-region is separated from the first 
sub-region by a predetermined distance. 
Other embodiments of the invention will be apparent to 
those skilled in the art from consideration of the specification 
and practice of the invention disclosed herein. It is intended 
that the specification and examples be considered as exem-
plary only, with a true scope and spirit of the invention being 
indicated by the following claims. 
What is claimed is: 
1. A semiconductor device comprising: 
a substrate of a first conductivity type; 
15. The semiconductor device according to claim 6, 
10 wherein a blocking voltage is achieved at a metallurgical 
junction formed between the first region and the second 
region. 
a first section formed in the substrate, the first section 
comprising: 
a first electrode contacting a first region doped to the first 15 
conductivity type; 
a second electrode contacting a second region doped to a 
second conductivity type, wherein the first region and 
the second region are disposed adjacent to each other; 
a first forward blocking junction formed in a current path 20 
between the first electrode and the second electrode, 
wherein the first forward blocking junction comprises a 
first sub-region formed at a junction between the first 
region and the second region; and 
a first reverse blocking junction formed in the current path 25 
between the second electrode and an edge of the first 
section. 
2. The semiconductor device according to claim 1 further 
comprising: 
a tub layer, wherein the first region and the second region 30 
are formed in the tub layer. 
3. The semiconductor device according to claim 2 further 
comprising: 
a guard ring surrounding the tub layer, and wherein the first 
35 
reverse blocking junction is formed in the current path 
between the second electrode and the guard ring. 
4. The semiconductor device according to claim 3, wherein 
the first electrode and the second electrode are one of silicided 
or non-silicided electrodes. 
5. The semiconductor device according to claim 1, wherein 
the first sub-region comprises one of net doping of the first 
conductivity type, net doping of the second conductivity type, 
or an isolation area. 
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6. The semiconductor device according to claim 5, wherein 45 
each of the first region and the second region comprises a 
doping density less than a doping density of the first sub-
region. 
16. The semiconductor device according to claim 1 further 
comprising: 
a first ballast resistance embedded in the first region; and 
a second ballast resistance embedded in the second region. 
17. A semiconductor device comprising: 
a substrate of a first conductivity type; 
a first section formed in the substrate, the first section 
comprising: 
a first electrode contacting a first region doped to the first 
conductivity type; 
a second electrode contacting a second region doped to a 
second conductivity type, wherein the first region and 
the second region are disposed adjacent to each other; 
a first forward blocking junction formed in a current path 
between the first electrode and the second electrode, 
wherein the first forward blocking junction comprises a 
first sub-region formed at a junction between the first 
region and the second region; 
a first reverse blocking junction formed in the current path 
between the second electrode and an edge of the first 
section; 
a second section formed in the substrate, the second section 
comprising: 
a third electrode contacting a third region doped to the 
second conductivity type; 
a fourth electrode contacting a fourth region doped to the 
first conductivity type, wherein the third region and the 
fourth region are disposed adjacent to each other; 
a second forward blocking junction formed in a current 
path between the third electrode and the fourth electrode 
and comprising a second sub-region formed at a junction 
between the third region and the fourth region; and 
a second reverse blocking junction formed in the current 
path between the fourth electrode and an edge of the 
second section. 
18. The semiconductor device according to claim 17, 7. The semiconductor device according to claim 5, wherein 
the first region comprises a first well region doped to the first 
conductivity type. 
8. The semiconductor device according to claim 5, wherein 
the second region comprises one of a second well region 
doped to the second conductivity type or an extension region 
doped to the second conductivity type. 
50 wherein the first sub-region comprises one of net doping of 
the first conductivity type, net doping of the second conduc-
tivity type, or an isolation area, wherein the second sub-
region comprises one of net doping of the first conductivity 
type, net doping of the second conductivity type, or an isola-
9. The semiconductor device according to claim 5, wherein 
the first sub-region comprises an isolation area comprising an 
oxide. 
55 tion area. 
19. The semiconductor device according to claim 17, 
wherein the first region comprises a first well region doped to 
the first conductivity type. 
10. The semiconductor device according to claim 5, 
wherein the first sub-region includes an isolation area com- 60 
prising a silicide-blocking layer. 
20. The semiconductor device according to claim 19, 
wherein the second region comprises one of a second well 
region doped to the second conductivity type or a first exten-
sion region doped to the second conductivity type. 11. The semiconductor device according to claim 5 further 
comprising: 
a second sub-region doped to the second conductivity type 
and formed in the second region. 
12. The semiconductor device according to claim 5 further 
comprising: 
21. The semiconductor device according to claim 19, 
wherein the third region comprises a third well region doped 
65 to the second conductivity type. 
22. The semiconductor device according to claim 21, 
wherein the fourth region comprises one of a fourth well 
US 7,566,914 B2 
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region doped to the first conductivity type or a second exten-
sion region doped to the first conductivity type. 
23. The semiconductor device according to claim 17 fur-
ther comprising: 
a third sub-region doped to one of the first conductivity 
type or the second conductivity type and formed in one 
of the first region or the second region; and 
a fourth sub-region doped to one of the first conductivity 
type or the second conductivity type and formed in one 
of the third region or the fourth region. 
24. The semiconductor device according to claim 17, 
wherein the semiconductor device is embedded and formed in 
a CMOS, a BiCMOS, a DMOS, or a BCDMOS. 
25. A semiconductor device, comprising: 
a substrate of a first conductivity type; 




a first electrode contacting a first region doped to the first 
conductivity type; 
a second electrode contacting a second region doped to a 20 
second conductivity type, wherein the first region and 
the second region are disposed adjacent to each other; 
a first forward blocking junction formed in a current path 
between the first electrode and the second electrode; 
25 
a first reverse blocking junction formed in the current path 
between the second electrode and an edge of the first 
section; 
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33. The semiconductor device according to claim 26 fur-
ther comprising: 
a second sub-region doped to the first conductivity type and 
formed in the first region. 
34. The semiconductor device according to claim 27, 
wherein a blocking voltage is achieved at a metallurgical 
junction formed between the first region and the second 
region. 
35. A semiconductor device comprising: 
a substrate of a first conductivity type; 
a first section formed in the substrate, the first section 
comprising: 
a first electrode contacting a first region doped to the first 
conductivity type; 
a second electrode contacting a second region doped to a 
second conductivity type, wherein the first region and 
the second region are disposed adjacent to each other; 
a first forward blocking junction formed in a current path 
between the first electrode and the second electrode; 
a first reverse blocking junction formed in the current 
path between the second electrode and an edge of the 
first section; 
a first ballast resistance embedded in the first region; and 
a second ballast resistance embedded in the second region. 
36. The semiconductor device according to claim 35, 
wherein the first forward blocking junction comprises a first 
sub-region formed at a junction between the first region and 
the second region and the first sub-region comprises one of 
net doping of the first conductivity type, net doping of the a tub layer, wherein the first region and the second region 
are formed in the tub layer; and 
a guard ring surrounding the tub layer, and wherein the first 
reverse blocking junction is formed in the current path 
between the second electrode and the guard ring. 
30 second conductivity type, or an isolation area. 
37. The semiconductor device according to claim 36, 
wherein each of the first region and the second region com-
prises a doping density less than a doping density of the first 
sub-region. 
38. The semiconductor device according to claim 36, 
wherein the first region comprises a first well region doped to 
the first conductivity type. 
26. The semiconductor device according to claim 25, 
wherein the first forward blocking junction comprises a first 35 
sub-region formed at a junction between the first region and 
the second region and the first sub-region comprises one of 
net doping of the first conductivity type, net doping of the 
second conductivity type, or an isolation area. 
39. The semiconductor device according to claim 36, 
wherein the second region comprises one of a second well 
40 region doped to the second conductivity type or an extension 
region doped to the second conductivity type. 
27. The semiconductor device according to claim 26, 
wherein each of the first region and the second region com-
prises a doping density less than a doping density of the first 
sub-region. 
28. The semiconductor device according to claim 26, 
wherein the first region comprises a first well region doped to 45 
the first conductivity type. 
29. The semiconductor device according to claim 26, 
wherein the second region comprises one of a second well 
region doped to the second conductivity type or an extension 
region doped to the second conductivity type. 
30. The semiconductor device according to claim 26, 
wherein the first sub-region comprises an isolation area com-
prising an oxide. 
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31. The semiconductor device according to claim 26, 
wherein the first sub-region includes an isolation area com- 55 
prising a silicide-blocking layer. 
32. The semiconductor device according to claim 26 fur-
ther comprising: 
a second sub-region doped to the second conductivity type 
and formed in the second region. 
40. The semiconductor device according to claim 36, 
wherein the first sub-region comprises an isolation area com-
prising an oxide. 
41. The semiconductor device according to claim 36, 
wherein the first sub-region includes an isolation area com-
prising a silicide-blocking layer. 
42. The semiconductor device according to claim 36 fur-
ther comprising: 
a second sub-region doped to the second conductivity type 
and formed in the second region. 
43. The semiconductor device according to claim 36 fur-
ther comprising: 
a second sub-region doped to the first conductivity type and 
formed in the first region. 
44. The semiconductor device according to claim 37, 
wherein a blocking voltage is achieved at a metallurgical 
junction formed between the first region and the second 
region. 
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